School of Electrical and Computer Sciences

School of Electrical and Computer Sciences, IIT Bhubaneswar

IIT Bhubaneswar Logo

IIT Bhubaneswar

Ayan Palchaudhuri

Dr. Ayan Palchaudhuri

Assistant Professor
  • Room No: B-206, SECS
  • +91 6747135722
  • ayan@iitbbs.ac.in
  • School of Electrical and Computer Sciences
IRINS Profile
Brief Resume
Google Scholar
Personal Website
Digital VLSI Architecture Design; FPGA Architectures; Computer Arithmetic; Hardware Description Language

Ayan Palchaudhuri is currently an Assistant Professor at Indian Institute of Technology Bhubaneswar. Previously, he had worked as an Assistant Professor at Dhirubhai Ambani Institute of Information and Communication Technology (DA-IICT), Gandhinagar. He had completed his Ph.D. from the Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur. His primary research interest is in Digital VLSI Architecture Design for High Performance Computer Arithmetic.

Introduction to Signal Processing (EC2L006)
Mathemmatical Foundations of VLSI Systems (EC6L051)
Digital Integrated Circuit Design (EC6L053)
Architectural Design of VLSI Systems (EC6L061)
Electrical Technology Laboratory (EE1P001)
Reconfigurable Computing Lab (EC6P054)
  1. A. Palchaudhuri, D. Anand and A. S. Dhar, “FPGA fabric conscious architecture design and automation of speed-area efficient Margolus neighborhood based cellular automata with variegated scan path insertion”, Journal of Parallel and Distributed Computing (JPDC) vol. 167, pp. 50-63. (2022)
  2. A. Palchaudhuri and A. S. Dhar, “Speed-Area Optimized VLSI Architecture of Multi-bit Cellular Automaton Cell based Random Number Generator on FPGA with Testable Logic Support”, Journal of Parallel and Distributed Computing (JPDC), vol. 151, pp. 13-23. (2021)
  3. A. Palchaudhuri, S. Sharma and A. S. Dhar, “Design Automation for Tree based Nearest Neighborhood Aware Placement of High Speed Cellular Automata on FPGA with Scan Path Insertion”, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 26, no. 4, pp. 31:1-31:34. (2021)
  4. A. Palchaudhuri and A. S. Dhar, “Testable Architecture Design for Programmable Cellular Automata on FPGA Using Run-Time Dynamically Reconfigurable Look-Up Tables”, Journal of Electronic Testing, Theory and Applications (JETTA), vol. 36, no. 4, pp. 519-536. (2020)
  5. A. Palchaudhuri and A. S. Dhar, “Fault Localization and Testability Approaches for FPGA Fabric Aware Canonic Signed Digit Recoding Implementations”, Journal of Electronic Testing, Theory and Applications (JETTA), vol. 35, no. 6, pp. 779-796. (2019)
  6. A. Palchaudhuri and A. S. Dhar, “Design and automation of VLSI architectures for bidirectional scan based fault localization approach in FPGA fabric aware cellular automata topologies”, Journal of Parallel and Distributed Computing (special issue on Parallel Computing in Modelling and Simulation) (JPDC), vol. 130, pp. 110-125. (2019)
  7. A. Palchaudhuri and A. S. Dhar, “Built-In Fault Localization Circuitry for High Performance FPGA Based Implementations”, Journal of Electronic Testing, Theory and Applications (JETTA), vol. 33, no. 4, pp. 529-537. (2017)
  8. A. Palchaudhuri, A. A. Amresh and A. S. Dhar, “Efficient Automated Implementation of Testable Cellular Automata Based Pseudorandom Generator Circuits on FPGAs”, Journal of Cellular Automata (JCA), vol. 12, no. 3-4, pp. 217-247. (2017)
  9. R. S. Chakraborty, I. Saha, A. Palchaudhuri and G. K. Naik, “Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream”, IEEE Design & Test, vol. 30, no. 2, pp. 45-54. (2013)
  1. A. Palchaudhuri and A. S. Dhar, “Primitive Instantiation for Speed-Area Efficient Architecture Design of Cellular Automata based Mageto Logic on FPGA with Built-In Testability”, 28th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Fayetteville, Arkansas, USA, pp. 207. (2020)
  2. A. Palchaudhuri, S. Sharma and A. S. Dhar, “Placement Aware Design and Automation of High Speed Architectures for Tree-Structured Linear Cellular Automata on FPGAs with Scan Path Insertion”, 28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), Seaside, California, USA, pp. 316. (2020)
  3. A. Palchaudhuri and A. S. Dhar, “FPGA Fabric Conscious Design and Implementation of Speed-Area Efficient Signed Digit Add-Subtract Logic through Primitive Instantiation”, 53rd Annual Asilomar Conference on Signals, Systems, and Computers (ACSSC), Pacific Grove, CA, USA, pp. 1555-1559. (2019)
  4. A. Palchaudhuri and A. S. Dhar, “VLSI Architectures for Jacobi Symbol Computation”, 32nd International Conference on VLSI Design (VLSID), New Delhi, India, pp. 335-340. (2019)
  5. A. Palchaudhuri and A. S. Dhar, “Redundant Binary to Two’s Complement Converter on FPGAs through Fabric Aware Scan Based Encoding Approach for Fault Localization Support”, IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 25th Reconfigurable Architectures Workshop (RAW), Vancouver, British Columbia Canada, pp. 218-221. (2018)
  6. A. Palchaudhuri and A. S. Dhar, “Fast Carry Chain based Architectures for Two’s Complement to CSD Recoding on FPGAs”, 14th International Symposium on Applied Reconfigurable Computing (ARC), Santorini, Greece, pp. 537-550. (2018)
  7. A. Palchaudhuri and A. S. Dhar, “High Speed FPGA Fabric Aware CSD Recoding with Run-time Support for Fault Localization”, 31st International Conference on VLSI Design (VLSID), Pune, India, pp. 186-191. (2018)
  8. A. Palchaudhuri and A. S. Dhar, “Redundant Arithmetic Based High Speed Carry Free Hybrid Adders with Built-In Scan Chain on FPGAs”, 24th IEEE International Conference on High Performance Computing (HiPC), Jaipur, India, pp. 104-113. (2017)
  9. A. Palchaudhuri and A. S. Dhar, “Primitive Instantiation Based Fault Localization Circuitry for High Performance FPGA Designs”, 21st International Symposium on VLSI Design and Test (VDAT), Roorkee, India, pp. 594-606. (2017)
  10. A. Palchaudhuri and A. S. Dhar, “High Performance Bit-Sliced Pipelined Comparator Tree for FPGAs”, 20th International Symposium on VLSI Design and Test (VDAT), Guwahati, India, pp. 1-6. (2016)
  11. A. Palchaudhuri and A. S. Dhar, “Efficient Implementation of Scan Register Insertion on Integer Arithmetic Cores for FPGAs”, 29th International Conference on VLSI Design (VLSID), Kolkata, India, pp. 433-438. (2016)
  12. A. Palchaudhuri, R. S. Chakraborty and D. P. Sahoo, “Automated Design of High Performance Integer Arithmetic Cores on FPGA”, 18th Euromicro Conference on Digital System Design (DSD), Madeira, Portugal, pp. 322-329. (2015)
  13. A. Palchaudhuri, R. S. Chakraborty, Md. Salman, S. Kardas and D. Mukhopadhyay, “Highly Compact Automated Implementation of Linear CA on FPGAs”, Cellular Automata – 11th International Conference on Cellular Automata for Research and Industry (ACRI), Krakow, Poland. Published in Lecture Notes on Computer Science, Springer, vol. 8751, pp. 388-397. (2014)
  14. S. Burman, A. Palchaudhuri, R. S. Chakraborty, D. Mukhopadhyay and P. Singh, “Effect of Malicious Hardware Logic on Circuit Reliability”, 16th International Symposium on VLSI Design and Test (VDAT), Shibpur, India. Published in Lecture Notes on Computer Science, Springer, vol. 7373, pp. 190-197. (2012)

Book

A. Palchaudhuri and R. S. Chakraborty, “High Performance Integer Arithmetic Circuit Design on FPGA- Architecture, Implementation and Design Automation,” Springer, ISBN 9788132225195 (print), 9788132225201 (ebook)  (2016)

Book Chapter

 A. Palchaudhuri and R. S. Chakraborty, “A Fabric Component based Approach to the Architecture and Design Automation of High Performance Integer Arithmetic Circuits on FPGA”, in M. Fakhfakh, E. Tlelo-Cuautle and P. Siarry (ed.), “Computational Intelligence in Electronic Design – Digital and Network Designs and Applications”, Springer (Switzerland), ISBN 978-3-319-20070-5 (print), 978-3-319-20071-2 (ebook) (2015)

Patent

 R. S. Chakraborty and A. Palchaudhuri, “Architecture and Design Automation of High Performance Large Adders and Counters on FPGA through Constrained Placement”, International PCT application filed in April 2014 (Ref: PCT/IB2014/060372). Indian Patent  filed in February 2014 (Ref: 179/KOL/2014).
Degree Discipline Year School
  Ph.D. Microelectronics and VLSI Design 2021 Indian Institute of Technology Kharagpur
  M.S. Computer Science and Engineering 2015 Indian Institute of Technology Kharagpur
  B.Tech. Electronics & Communication Engineering 2010 The West Bengal University of Technology

Assistant Professor at Indian Institute of Technology Bhubaneswar since December 2022;

Assistant Professor at Dhirubhai Ambani Institute of Information and Communication Technology (DA-IICT), Gandhinagar, from February 2022 to December 2022;

Junior Project Assistant in the project titled “Hardware Security: Ensuring TRUST in Integrated CIrcuits” in the Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, from February 2011 to October 2013

  • [BEST POSTER AWARD] A. Palchaudhuri, S. Sharma and A. S. Dhar, “FPGA Fabric Conscious High Speed Design and Scan Insertion through Efficient Logic Utilization”, 12th Student Research Symposium (SRS) of the 26th IEEE International Conference on High Performance Computing (HiPC), Data and Analytics, Hyderabad, India.
  • [BEST POSTER AWARD] A. Palchaudhuri and R. S. Chakraborty, “High Performance Integer Arithmetic Circuit Design on Reconfigurable Computing Platforms”, 7th Student Research Symposium (SRS) of the 21st IEEE International Conference on High Performance Computing (HiPC), Goa, India.
  • Recipient of Science and Engineering Research Board (SERB) International Travel Support Grant, Department of Science and Technology, Government of India, for participating and presenting a research paper in 28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, USA (23-Feb-2020 to 25-Feb-2020)
  • Outstanding Contribution in Reviewing for Integration the VLSI Journal (Elsevier)

Conference Presentations

  •  [Best Poster Award]  A. Palchaudhuri, S. Sharma and A. S. Dhar, “FPGA Fabric Conscious High Speed Design and Scan Insertion through Efficient Logic Utilization”, 12th Student Research Symposium (SRS) of the 26th IEEE International Conference on High Performance Computing  (HiPC), Data and Analytics, Hyderabad, India. (2019)
  • A. Palchaudhuri, “FPGA Implementation of High Performance Testable Logic Insertion in Bit-Sliced Architecture Design”,  28th IEEE Asian Test Symposium, Semi-Final of 2020 TTTC’s E. J. McCluskey Doctoral Thesis Award, Kolkata, India. (2019)
  • A. Palchaudhuri and A. S. Dhar, “FPGA Fabric Aware Design of VLSI Architectures”, PhD Forum of the 30th International Conference on VLSI Design (VLSID), Hyderabad, India. (2017)
  • A. Palchaudhuri and R. S. Chakraborty, “Architecture and Design Automation of High Performance Arithmetic Architectures on FPGAs”, User/Designer Track of the 28th International Conference on VLSI Design, Bangalore, India. (2015)
  • [Best Poster Award] A. Palchaudhuri and  R. S. Chakraborty, “High Performance Integer Arithmetic Circuit Design on Reconfigurable Computing Platforms”, 7th Student Research Symposium (SRS) of the 21st IEEE International Conference on High Performance Computing  (HiPC) , Goa, India. (2014)
Scroll to Top